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Abstract 
Side effects in Cu interconnect chemical mechanical polishing (CMP) process - dishing and erosion - will both 
influence chip surface topography and deteriorate interconnect electrical characteristics such as interconnect 
resistance. In this paper, test chip was designed for measurement of both surface topography and electrical 
characteristics of Cu interconnect after CMP process. An interconnect sheet resistance model considering dishing and 
erosion effects is proposed and verified by experimental results. For most test structures, difference between 
prediction results and measurement results are less than 4%. This model is applicable to other CMP processes in 
which dishing and erosion are positive or negative, and it can also be easily integrated into state-of-art CMP 
simulators for accurate interconnect resistance prediction. 
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1. Introduction 
CMP (Chemical Mechanical Polishing) is widely used in semiconductor process to get global 
planarization of different layers. In Cu dual damascene process steps, CMP is used to planarize copper 
surface and remove excessive metal after Cu electrochemical deposition (ECD). The planarity of the 
surface after CMP is crucial in subsequent process steps such as photolithography. However, there are 
also undesirable side effects in CMP: metal dishing and dielectric erosion. These side effects not only 
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make surface after CMP not planar as expected, but also impact the electrical characteristics of 
interconnect, especially resistance [1].  
Electrical test structures are useful in evaluating CMP side effects. In [2] the difference between 
measured resistance and nominal resistance are used to infer dishing quantity, in which electrical 
measurement is a substitute of profile scans such as atomic force microscope (AFM). When the amount of 
dishing and interconnect resistance are both available, a relation between them are constructed in [3] and 
[4]. However, in the interconnect resistance models, impact of erosion is often not taken into 
consideration, such as in [3] and [4]. In [3] test patterns are specially designed so that they all have similar 
erosions for the modeling of dishing. In our works we find that erosion also plays an important role in 
interconnect resistance variation. In addition, in realistic layouts erosion and dishing both exist and 
erosion may be largely different in different positions, which means for accurate prediction of 
interconnect resistance, dishing and erosion are both needed to be taken into consideration. Another 
problem is that, in previously mentioned works, remove rate of Cu interconnect wires is larger than that 
of dielectric between them, which results in a depressed shape in copper surface. While this may be true 
in some processes, in other processes remove rate of Cu interconnect wires may be less than that of 
dielectric between them, which means that the surface of copper lines may be planar or even protruding, 
and this is what happens in our process conditions used in the experiment. For these process conditions, 
dishing models in [3] and [4] may be no longer applicable. 
In this paper, an interconnect sheet resistance model considering both dishing and erosion effects is 
established and verified with experiment results. This interconnect sheet resistance model is applicable for 
both processes in which copper is removed more quickly or more slowly than surrounding dielectric, and 
it can be easily integrated into state-of-art CMP simulators. The organization of this paper is as follows: 
section II presents test structures and measurement results, then an interconnect sheet resistance model 
considering dishing and erosion is established and verified, in which the impact of line width on resistivity 
is also considered to improve accuracy of the model; in section III, application of the model is presented; 
the whole paper is summarized in section IV. 
2. Experimental work and modeling of interconnect sheet resistance 
2.1. Test pattern design 
 
Fig. 1 Serpentine test structure for four-point resistance measurement 
 
Fig. 2 Mask layout of test patterns in the experiment 
112   Tianyu Ma et al. /  Physics Procedia  25 ( 2012 )  110 – 117 
The test patterns are designed so that it covers a large line width and space range which exists in real 
layouts and it also generates different dishing and erosion situations. Line widths are from 0.07um to 
10um, and line spaces are from 0.07um to 9um. The detail pattern parameters are listed in Table 1. The 
pattern length and width are both 300um (excluding pads and wires connecting pads and serpentine lines). 
In order that electrical measurement and topography measurement can both be taken, a serpentine 
structure is used in each pattern with four pads for four-point resistance measurement, as shown in Fig 1. 
Fig 2 shows mask layout of all test patterns. The test chip was run in a 45nm process. Atomic force probe 
scanned through middle of the patterns to acquire relative topography, and resistance measurement was 
used to get the whole pattern resistance.  
2.2. Experiment results and modeling of interconnect sheet resistance 
The dishingˈerosion and resistance measurement results are listed in Table 1. When the amount of 
dishing and erosion are measured, the following definitions are used:  
 
Dishing = Height of pattern oxide – Height of copper                                                                       (1) 
Erosion = Height of field oxide – Height of pattern oxide                                                                 (2) 
Table 1. Pattern parameters and measurement results 
Pattern No. Width (um) Space (um) Erosion (nm) Dishing (nm) R (ȍ) 
1 0.07 0.07 -3.51 -4.12 2326927.8 
2 0.1 0.9 -2.9 -2.59 201127.87 
3 0.5 1 -5.18 -37.54 20541.517 
4 1 9 0.92 -8.09 1655.9654 
5 1 2 -7.33 -11.44 4913.4405 
6 1 1 -12.36 -7.78 7163.5664 
7 5 5 -0.16 -17.55 290.40627 
8 5 2 -5.94 -12.66 396.23919 
9 5 0.5 -8.85 -7.32 510.02375 
10 10 1 -3.66 -10.07 126.81643 
 
Pattern oxide is dielectric between copper lines within each test pattern, while field oxide is dielectric 
between test patterns. Dishing and erosion definitions are also explained in Fig 3, in which the surface of 
field oxide, pattern oxide, and copper are all labeled. Fig 3 is AFP data scanned from pattern no.8. These 
definitions not only include the situation when copper is removed faster than oxide, but also include the 
reverse situation, in which the dishing data is noted as negative, as shown in our case. Compare of the two 
cases are shown in Fig 4, where the rectangles with dark color are copper lines, blank parts between 
copper are pattern oxide, and field oxides are labeled in the figure. This figure is just used to explain the 
difference between two process conditions, so rectangles are used to represent copper lines and other 
materials for simplification. 
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Fig. 3 Definition of dishing and erosion according to the surface of different materials  
 
 
(a)                                                           (b) 
Fig. 4 Compare of dishing and erosion in different processes, (a) Remove rate of copper lines is larger than dielectric between them 
(b) Remove rate of copper lines is less than dielectric 
Resistance is affected by resistivity, line length, line width, and line height. In Cu interconnects copper 
is surrounded by Ta/TaN barriers from side and bottom, and these barrier materials have resistivity much 
larger than copper. What’s more, interconnect cross sectional shapes are not rectangular as in ideal 
situations, but are trapezoid with top wider than bottom. Both effects make real resistivity of copper 
interconnect different from that of bulk copper. The change of line width will also change effective 
resistivity, for portion of copper in the volume of interconnect lines decreases when line width decreases. 
In order to include these effects in our model, a parameter, effective resistivity - ȡeff, is used in place of 
copper resistivity, and it will be extracted from experiment results. ȡeff changes with line width. Also, to 
include the effects of dishing and erosion, effective height Heff, is used to replace nominal height. Then 
the resistance formula can be written as (3).  
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The measured resistance is divided by (Length/Width) to get sheet resistance as (4). Thus this sheet 
resistance is decided by two parameters: effective resistivity and effective line height. From Fig 4, 
effective line height can be approximated by formula (5): 
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Where H0 is nominal line height without dishing and erosion, Eox is dielectric erosion and DCu is copper 
dishing. The calculated Rs and Heff data for measured patterns are displayed in Table 2. Nominal line 
height, H0, in our process is 134nm. From Table 1 and Table 2 we can find that for pattern no.4 and 
pattern no.6, the dishing variance is only 0.31nm, just 0.23% of the whole line height, while their Rs 
variance is as large as 12.6%. The line width of the two patterns are both 1um, so the effective resistivity 
can be treated as the same, which means that their erosion variance, 13.28nm, plays an important role in 
the Rs variance, as mentioned in Section I. 
For the prediction of sheet resistance, the effective resistivity needs to be simultaneously considered. 
As mentioned above, width related effects are contained in effective resistivity, so it will have to change 
when line width changes from 0.07um to 10um for model accuracy. Though it’s possible and meaningful 
to build a model to predict relationships between resistivity and line width, a simpler and rather precise 
method is used here to get effective resistivity. The whole line width range is divided into three sections, 
and in each section an effective resistivity calculated with formula (6) is assigned for the sheet resistance 
calculation of the whole section.  
                                                  effseff HmeasuredRassigned  )()(U                                         (6) 
When line width is less than 1um, the calculated Rs and Heff of pattern no.2 is used to calculate an 
effective resistivity, and this resistivity is applied to the whole section. When line width is larger than or 
equal to 1um and less than 5um, pattern no.5 is used to calculate an effective resistivity for this section. 
When line width is larger than or equal to 5um, pattern no.8 is used to calculate an effective resistivity for 
this section. The width range partition and effective resistivity assignments are listed in Table 3. 
Table 2. Calculated Rs and Heff 
Pattern No. Width (um) Space (um) L/W Heff (nm) Rs (ȍ/sheet) 
1 0.07 0.07 9185815 141.63 0.2533 
2 0.1 0.9 902691 139.49 0.2228 
3 0.5 1 120398 176.72 0.1706 
4 1 9 9261 141.17 0.1788 
5 1 2 30198 152.77 0.1627 
6 1 1 45149 154.14 0.1586 
7 5 5 1829 151.71 0.1587 
8 5 2 2588 152.60 0.1531 
9 5 0.5 3278 150.17 0.1555 
10 10 1 821 147.73 0.1545 
 
Table 3 Region partition and effective resistivity assignments 
 W<1um 1umİW<5um Wı5um 
ȡeff (ȍ • nm) 31.08 24.85 23.36 
 
                                                     
eff
eff
s H
assigned
predictedR
)(
)(
U
                                                     (7) 
 Tianyu Ma et al. /  Physics Procedia  25 ( 2012 )  110 – 117 115
Using the assigned effective resistivity in Table 3 and effective line height in Table 2, sheet resistance 
of different patterns except pattern no.2, 5, 8 can be predicted using formula (4). We rewrite formula (4) 
to formula (7) for perspicuity. The predicted sheet resistance and measured sheet resistance are listed in 
Table 4, and their relative errors are also presented. 
From Table 4 it’s clear that all errors between predicted values and measured values, except pattern 
no.1, are below 4%, which means this model works rather well for most situations. The large deviation of 
pattern no.1 implies that when line width is under 1um, effective resistivity changes much more sharply 
with width, so one effective resistivity is not enough to cover the whole section.  
Table 4 Compare of predicted sheet resistance and measured sheet resistance 
Pattern No. Measured Rs (ȍ/sheet) 
Predicted Rs 
(ȍ/sheet) 
Relative  error 
1 0.2533 0.2194 -13.38% 
3 0.1706 0.1759 3.11% 
4 0.1788 0.1760 -1.57% 
6 0.1587 0.1612 1.58% 
7 0.1588 0.1540 -3.02% 
9 0.1556 0.1556 0.00% 
10 0.1545 0.1581 2.33% 
 
There are several conclusions that can be made from Table 4: 
(1) For patterns with the same line width but different line spaces, such as pattern no.4, no.5, and 
no.6, or pattern no.7, no.8, and no.9, one effective resistivity can fit the model well, although 
their line spaces may change from 1um to 9um or from 0.5um to 5um. Also, the intense 
changes of dishing and erosion are covered by our model very well. For pattern no.4, no.5 and 
no.6, when the erosion data change from 0.92 to -12.36, the errors are still controlled around 
2%. 
(2) When line width changes, different effective resistivity is arranged to different width section. 
Effective resistivity chosen from 5um patterns fits 10um line width well. This may be due to 
effective resistivity’s slow change with line width when line width is larger than 5um, so fewer 
sections are needed in this range. However, when line width comes below 0.5um, the section 
that each effective resistivity covers should be much smaller for the precision of the model, and 
more patterns with line width less than 0.5um need to be designed to cover this region. 
Although the model in this paper is built in one 45nm process in which remove rate of copper is less 
than that of dielectric, the whole modeling procedure can be fully transferred to other processes. The 
difference may be, in our process, dishing and erosion data measured are mostly negative while in other 
processes dishing and erosion data may be positive. The “partition and assignment” method also quickly 
captures impact of line width on effective resistivity, avoiding complex modeling process for effective 
resistivity when process condition changes. As long as each width section is small enough, the effective 
resistivity can be precise enough for the model. 
3. Application of interconnect sheet resistance model 
RC delay now occupies a large part in the whole IC delay, and the CMP side effects – dishing and 
erosion - have been proven to play a role in interconnect RC variation. CMP simulators, such as 
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CMPAnalyzer developed by Mentor Graphics [5] and Cadence CMP Predictor developed by Cadence [6], 
have been used in foundries to predict chip surface topography induced by CMP pattern effects. Using 
CMP simulators, dishing and erosion in different positions are predicted, and hotspots which may be 
problematic in manufacturing process will be found and fixed with dummy fills or other means. 
The interconnect resistance model built in above sections can be seamlessly integrated into CMP 
simulators for more precise resistance prediction. Dishing and erosion outputs of CMP simulators are 
suitable to be the input of our model. The characterization procedure of CMP model can also be co-
worked with the effective resistivity measurement procedure. Mask design used in our model can also be 
used for CMP model characterization, and the only additional work is to measure the resistance of the test 
patterns, which can be performed automatically. What’s more, the simple model built above needs very 
little computation, which will not add too much computing load to existing CMP simulators, so it ensures 
the efficiency of the CMP simulator. 
The CMP simulator developed by IMECAS, DFMTCMP, is now under evaluation in foundries, and 
our model can be easily integrated into it without much modification of the CMP simulator. A possible 
CMP simulation flow is shown as Fig 5. The layout is imported into the CMP model for CMP simulation, 
and topography related factors (dishing, erosion, thickness and so on) are exported. Then these data are 
imported to interconnect resistance model built above, and the actual resistance considering CMP effects 
are exported for timing analysis. 
 
 
Fig.5 CMP simulation flow including interconnect sheet resistance model 
4. Conclusion 
In this paper, we present an interconnect sheet resistance model considering both dishing and erosion 
effects in 45nm process. The prediction of the model agrees well with experimental results, and it is 
applicable to different process conditions. This model can also be easily incorporated into state-of-art 
CMP simulators for precise prediction of interconnect resistance. 
The next work will be designing of test patterns containing more line widths for more precise 
extraction of effective resistivity and integration of the interconnect sheet resistance model into our CMP 
simulator – DFMTCMP, for the prediction of line resistances. 
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